0-In Delivers CheckerWare Monitors for Leading Interface Standards

CheckerWare monitors are developed with leading customers as part of 0-In's continuing commitment to promote industry standards through the support of open standards. The unique capabilities of 0-In monitors include formal tool support, testbench and simulator independence, and interoperability with all tools in existing verification environments. Using 0-In's CheckerWare monitors, designers eliminate the time spent on developing and debugging protocol monitors and are free to devote more time to design and verification.

"System-on-chip companies need to increase verification productivity and reduce their time-to-market," said Emil Girczyc, 0-In president and CEO. "0-In is dedicated to providing customers with a comprehensive ABV solution. Our CheckerWare library and monitors are key to providing a methodology designers can use with their existing simulation, formal verification, hardware acceleration and emulation tools."

"By leveraging 0-In's standards expertise and utilizing CheckerWare monitors, our design verification teams are able to focus on design validation, resulting in a more thorough design verification" said Jonathan Sun, design manager at Sun Microsystems, Inc.

Designers can reduce the effort required to verify their designs by using the extensive CheckerWare library and suite of over 20 monitors. CheckerWare monitors certify that the designs conform to interface standards and enable products to be interoperable with all products that support these standards. During simulation, CheckerWare monitors warn users of any protocol violations and generate structural coverage statistics to measure testbench efficacy. The same monitors serve as targets and constraints to guide formal verification tools, including the 0-In Search dynamic formal verification tool.

The AGP 8x, HyperTransport, InfiniBand and RapidIO monitors are the latest interface models to emerge from the 0-In development pipeline; PCI Express™ and Serial-Attached SCSI monitors are among the next group of models also to be delivered this quarter.

"0-In's HyperTransport monitor is designed to enable our members to thoroughly verify that their designs conform to the HyperTransport I/O Link specification," stated Gabriele Sartori, president of the HyperTransport Technology Consortium. "Leading companies that are developing networking, telecommunications and processor ICs with the HyperTransport technology can use 0-In's verification infrastructure to help more efficiently validate their implementation."

Availability
The growing 0-In CheckerWare monitor suite -- including PCI, PCI-X, AMBA, AGP, SPI-4.2, POS-PHY, UTOPIA, HyperTransport, InfiniBand, RapidIO, SDRAM and DDR SDRAM -- is now available to design teams.

0-In is gathering information on standards use to better serve customers. Please visit the 0-In website at http://www.0-in.com/misc/survey.php to contribute to the interface and protocol standards survey and become eligible for prizes.

About 0-In 0-In Design Automation, Inc. (pronounced "zero-in") develops and supports functional verification products that help verify multi-million gate application-specific integrated circuit (ASIC) and system-on-chip (SoC) designs. Twelve of the 15 largest electronics companies have adopted 0-In tools and methodologies in their integrated circuit (IC) design verification flows. 0-In was founded in 1996 and is based in San Jose, Calif. For more information, see http://www.0-in.com.

Editorial Contacts:

0-In Design Automation
Kurt Takara, 408-487-9225, ktakara@0-In.com

Cayenne Communication
Linda Marchant, 919-403-7698, linda.marchant@cayennecom.com